

Signal and Power Integrity (SI/PI) Design for Advanced Packages

Youngwoo KIM, Ph.D.

Assistant Professor


System Packaging and Interconnection (SPAI) Lab.

Department of Semiconductor System Engineering


Sejong University

2023-April-4th


Packaging and Interconnection for "X" (PI4X)




<Advanced Packaging for 2.5D/3D Integration>



<Hardware Security based on EMC/Packaging/Circuit Theory>




<Realization of low-noise interconnections and systems>



<Deep learning based Electrical Design Automation (EDA)>


Chip-Package-PCB CoDesign for Mobile AP GPU (1)



< On-chip Network + GPU Behavior Model>


- GPU PDN is constructed by system board, PKG, and chip PDN.
- In the SPICE, PWL current model is merged with the PDN Model (CPM + Network (PKG and Board)) for a system level simulation.

Chip-Package-PCB CoDesign for Mobile AP GPU (2)




- There were three EPS capacitors in the package (CPU, GPU, LPDDR).
 Each increased the package cost 50 %.
- Proper SI/PI design has impacts on not only performance but also cost.

Statistical SI/PI Evaluator Development for HBM Interposer Channel (1)



- Extremely complex chip-interposer-package structure requiring heavy computational resources for the SI/PI simulation.
- Proposed a fast and accurate eye-diagram estimation method for the HBM interposer channel.


Statistical SI/PI Evaluator Development for HBM Interposer Channel (1)



- The proposed method is accurate but fast compared to conventional EM + SPICE simulation. The proposed method is capable of covering extremely low BER level.
- Using the proposed method, we designed interposer supporting HBM-GPU.


New Package Materials, Glass Package based RF FEM






	Frequency	Gain	Noise Figure
Spec	28.0 GHz	≥ 28 dB	≤ 6 dB
Measureme nt results	28.0 GHz	34.171 dB <spec-in></spec-in>	3.7102 dB <spec-in></spec-in>


Interconnection Level Hardware Security



<Novel Evaluation Method>







<Developed Evaluation Platform and Analysis>

Collaboration with US Institutes

- GaTech Packaging Research Center (PRC)
 - Funded by the Korean Government for 6 Years
 - Glass package/interposer development
- Technical Consultant, Lattice Semiconductor
 - HDMI Design Lab
 - Connector-Cable-PCB-Chip Design
- Technical Consultant, Invecas Inc (USA & India)
 - Standards for HDMI 2.1
 - AI-cores, SerDes, LPDDR
- Associate Editor, IEEE Transactions on Components, Packaging and Manufacturing Technology
- Hope to collaborate again!